百家乐怎么玩-澳门百家乐官网娱乐城网址_网上百家乐是不是真的_全讯网888 (中国)·官方网站

MSE Seminar - Prof. Deep Jariwala (11 March 2025)
11 Mar 2025 (Tue) | 10:30 AM - 11:30 AM

250311_MSE Seminar_Prof. Deep Jariwala

MSE Seminar – Prof. Deep Jariwala (11 March 2025)

Title: 2D Materials for Next-Generation Electronics: From Low-Power Logic to Monolithic Memory
Speaker: Prof. Deep Jariwala
University of Pennsylvania, USA
Date: 11 March 2025 (Tuesday)
Time: 10:30 – 11:30 am
Venue: B5-210, Yeung Kin Man Academic Building
Abstract:

Silicon has been the dominant material for electronic computing for decades and very likely will stay dominant for the foreseeable future. However, it is well-known that Moore's law that propelled Silicon into this dominant position is long dead. Therefore, a fervent search for (i) new semiconductors that could directly replace silicon or (ii) new architectures with novel materials/devices added onto silicon or (iii) new physics/state-variables or a combination of above has been the subject of much of the electronic materials and devices research of the past 2 decades. The above problem is further complicated by the changing paradigm of computing from arithmetic centric to data centric in the age of billions of internet-connected devices and artificial intelligence as well as the ubiquity of computing in ever more challenging environments. Therefore, there is a pressing need for complementing and supplementing Silicon to operate with greater efficiency, speed and handle greater amounts of data. This is further necessary since a completely novel and paradigm changing computing platform (e.g. all optical computing or quantum computing) remains out of reach for now.

The above is however not possible without fundamental innovation in new electronic materials and devices. Therefore, in this talk, I will try to make the case of how novel layered two-dimensional (2D) chalcogenide materials and three-dimensional (3D) nitride materials might present interesting avenues to overcome some of the limitations being faced by Silicon hardware. I will start by presenting our ongoing and recent work on integration of 2D chalcogenide semiconductors with silicon to realize low-power tunnelling field effect transistors. In particular I will focus on In-Se based 2D semiconductors for this application and extend discussion on them to phase-pure, epitaxial thin-film growth over wafer scales, at temperatures low-enough to be compatible with back end of line (BEOL) processing in Silicon fabs.

I will then switch gears to discuss memory devices from 2D materials when integrated with emerging wurtzite structure ferroelectric nitride materials namely aluminium scandium nitride (AISCN). First, I will present on Ferroelectric Field Effect Transistors (FE-FETs) made from 2D materials when integrated with AlScN and make the case for 2D semiconductors in this application. Finally, I will end with showing our most recent results on scaling 2D/AIScN FE-FETs, achieving ultra-high carrier and current densities in ferroelectrically gated MoS2, and also demonstrate negative-capacitance FETs by engineering the AIScN/dielectric/2D interface.

Enquiries: mse@cityu.edu.hk
赌场百家乐是如何| 有钱人百家乐官网的玩法技巧和规则 | ez百家乐官网技巧| 德州扑克发牌| 做生意什么花风水好| 大发888游戏平台电子| 永利百家乐官网的玩法技巧和规则 | 电子百家乐假在线哪| 百家乐官网网站平台| 大嘴棋牌手机版| 永利百家乐的玩法技巧和规则| 博天堂百家乐官网官网| 马牌线上娱乐| 大发888娱乐场菲律宾| 博湖县| 赌博网站| 百家乐赚水方法| 百家乐永利娱乐场| 旺财转运24妙法| 黄金百家乐官网的玩法技巧和规则 | 百家乐技巧下载| 索罗门百家乐的玩法技巧和规则| 云鼎百家乐注册| 百家乐软件购买| 金满堂百家乐官网的玩法技巧和规则| 百家乐官网连输的时候| 百家乐官网三跳| 神话百家乐官网的玩法技巧和规则| 模拟百家乐官网下| 太阳城百家乐客户端| 威尼斯人娱乐城网上赌博| 大发888casino| 治多县| 个人百家乐官网策略| 澳门百家乐官网现场真人版| 寿阳县| 百家乐官网赌机破解| 亚洲百家乐官网的玩法技巧和规则| 百家乐真钱牌九| 威尼斯人娱乐城博彩| 百家乐sxcbd|